







FIG. 1
(PRIOR ART)







**FIG. 6**

REQUEST PACKET

MIN. SIZE: 4 BYTES


MAX. SIZE: 258 BYTES

**FIG. 7**REQUEST ECHO
PACKETMIN. SIZE: 2 BYTES
NO DATA OR BODY**FIG. 8**RESPONSE
PACKET

MIN. SIZE: 4 BYTES

MAX. SIZE: 258 BYTES

FIG. 9



POSSIBLE REQUEST QUEUE STRUCTURES

3rd. PACKET 2nd, PACKET 1st. PACKET
55 52 55




FIG. 10a

5/21

DEPTH = $n \times$ MAXIMUM PACKET SIZE (258 BYTES) $n=1, 2, 3, \dots$





FIG. 10b

>>WIDTH=NECESSARY
WIDTH
ie FUNCTIONAL UNIT ADDR.
+FUNCTIONAL UNIT DATA
+FUNCTIONAL UNIT CNTR

POSSIBLE RESPONSE QUEUE STRUCTURES

PACKET

55



TO DECODE



WIDTH = 2 BYTES + 1
BYTE FOR
FRAME

FIG. 11a

6 / 21

AFTER
DECODE

69

70

...

...

...

...

...

...

...

...

...

...

CNTRL.

...

...

...

...

...

...

...

...

DATA

...

...

...

...

...

...

...

ADDRESS

...

...

...

...

...

...

...

...

66


68

66

FIG. 11b


+

FIG. 12



OPTION:1


FIG. 13a



A SAMPLE TWO NODE LINK WHERE NODE 1 FUNCTIONAL UNIT IS THE PROCESSOR AND NODE 2 FUNCTIONAL UNIT IS THE MEMORY.

OPTION:2

FIG. 13b






FIG. 14

FIG. 15




FIG. 16





FIG. 17



11/21
FIG.18

RESPONSE PACKET






FIG.19

REQUEST PACKET
FOR A LOAD



REQUEST PACKET
FOR A STORE



K OF EACH WHERE K IS
THE NUMBER OF STORES
IN THE STORE ACCUMU-
LATOR.

FIG. 20

HOST CHIP TRANSMIT HALF




FIG. 21
RECEIVE HALF HOST CHIP




FIG. 22
MEMORY CHIP RECEIVE HALF





FIG. 23 MEMORY CHIP TRANSMIT HALF



16/21

FIG. 24

PACKET NODE

IT IS POSSIBLE TO
HAVE MORE THAN
4 PACKET NODES
ON A RING.







FIG. 25

PACKET NODE

PACKET NODE




68

CROSSBAR
OR SWITCH
INTERCONNECT

17/21

FIG. 26

POSSIBLE RESPONSE PACKETS FOR A REQUEST
WHEN ACCESS TO TLB AND OR BTB IN THE
PROCESSOR IS AVAILABLE



FOR PROGRAMS WITH VERY HIGH LOCALITY
(GRAPHICS, MULTIMEDIA ETC.)

RESPONSE PACKET




FIG. 27

PROCESSOR NODE RECEIVE PROTOCOL

FOR PRESENT DETAILED IMPLEMENTATION, THE MEMORY NODE IS EXPECTED TO SEND ONLY THE FOLLOWING PACKETS.




FIG. 28 PROCESSOR NODE TRANSMIT PROTOCOL




FIG. 29
MEMORY NODE RECEIVE PROTOCOL




FIG. 30
MEMORY NODE TRANSMIT PROTOCOL

